This paper proposes a new technology for intelligent machines, based on the concept of programmable hardware. To build an intelligent system, the designer has to adapt it t o the problem. First we show that programmable hardware is an intermediate step for building configurations, in order to choose the best architecture. In this case, the tasks are performed in a time period that respects human cognitive capacities. Next is detailed a multilevel model composed of the cognitive, software and hardware levels. An experimental platform has been built based on programmable hardware, and used in a "Grand Challenge" problem: knowledge discovery in genetic sequence databases, to compare the relative efficiencies of programmable hardware and classical Von Neumann based architecture. Programmable hardware has shown to have a significantly faster response time, which is essential for modern day intelligent machine user interaction.
Introduction
The international communication networks impose performant machines to manage the communication flows that it generates. Needs of the users are highly heterogeneous and each kind of usage forces constraints on the response delays. An important point therefore is to satisfy the the problem to deal with. At the opposite, dedicated machines are optimized for a special usage, in a specific context. Thanks to this optimization, they have great performances, but they can only be applied to a small range of problems.
Nowadays, the increasing amount of multimedia data imposes a great speed up of the applications, in order t o allow knowledge acquisition and keep interaction with the user. Newell [16] found that low level knowledge acquisition cognitive tasks were performed in a time bracket between 2 and 99 seconds, the average time being about 10 seconds. According to Newell, all the tasks may be organized in several levels ( Fig. 1 ).
I O u R c O~m o N
user by assuring a response time of queries. Generalist machines may be applied to solve problems from large different areas, since they are programmable as wanted. Nevertheless, this is obtained with a loss of computing power, since the instruction set is obviously not adapted to speed up could be proceeded by software, but this is not enough, since the unceasing increase of the flow of data can not be contained by a purely software solution. Therefore, another kind of speed up should be proposed, in order to deal with a real size problem as large as the genetic domain. To get a good speed up, while having an adequation of the machine to the application and the environment, a solution consists in adapting the architecture of the machine contextually to the problem [ll] . Conceptually, the speed up is provided by a dynamically reconfigurable dedicated machine, taking into account the environment.
A new kind of hardware] such as the Configurable Array Logic [9] , or Programmable Active Memories [3], uses programs to upgrade hardware efficiency to cope with certain tasks. By nicely programming this hardware, the machine is adapted to the problem. This flexibility results from the possibility to adapt the hardware to any kind of application with a development time similar to that of software design. Execution time should be compared to that of specialpurpose hardware. However, the hardware currently used does not yet allow a dynamic reconfiguration of the machine during the execution time. This should be possible with a future generation of hardware, particularly with the Xilinx 6200 family. The objective of this study is to demonstrate that programmable hardware can give an intelligent machine the capacity to interact with humans, to succeed in a cognitive task. We thus implement into an experimental platform a "Grand Challenge Problem" [5] , knowledge discovery in genetic sequence databases [15, 14, 171 . The "Challenge" is to both scan the entire Human genome database (800 MBytes) and control the result in real time, to enable a profitable interaction between the user biologist and our system. We call scanning a genomic database, the search of a pattern in a sequential list of characters in the four letter alphabet {A,C,G,T} which are the four nucleotides found in the genome. The entire responsibility of the results relevance is given to the human agent (the biologist), who may initiate new queries or refine previous ones, the so-called control of the results.
This paper is organized as follows: an introductive section gives an overview of programmable hardware. Then we present an architecture for an efficient scanning of a genomic database according to user rules (patterns). Before conclusion, we experiment and compare our programmable hardware platform, made of a workstation and a programmable prototype realized by a Research Center of Digital Equipment Corporation, with the workstation itself, and show that the latter is unable to scan the entire database in a human-scale time period.
2 Programmable hardware : an overview
The first requirement of artificial cognitive systems is that the increase in performance necessary for a complex set of actions be controlled from within the system. As in many other domains we have to deal with the trade-off between generality and performance, in other words programmable computers or special purpose computers. We propose programmable hardware to bridge the gap between flexibility and computing power.
Programmable hardware
The This flexibility results from the possibility to adapt the hardware to any kind of application with a development time similar to that of software design. Execution time should be compared t o that of special-purpose hardware thanks t o the realization, through a downloadable bitstream, of any synchronous logic circuits directly at runtime [6, 1, 21. Furthermore, by integrating some data only known at runtime into the design process, we can increase the behavioral specification of the application. This optimization then increases the overall performance of the system. The aim of dynamic reconfiguration is t o bridge the performance gap between flexible FPGA and full custom ASIC (Application Specific Integrated Circuit). In addition, this technique enables the use of intrinsic bit level parallelism without the overhead of a communication network, as with most general purpose parallel machines. Ganglion, for example, a programmable hardware connectionist classifier realized by C. Cox and W. Blanz [6] that opened the way to real utilization of the concept of reconfiguration, achieved much of the performance and density benefits from full-custom circuits.
FPGA
A FPGA is a grid of small memory 16x1 bits interconnected by a network across the whole grid, as shown in Figure 2 . These small memories are lookup tables that can implement any logic functions of four variables. In the FPGA that we used, the lookup tables are grouped in pairs with two additional 1 bit registers and form a CLB (Configurable Logic Block), the basic element of the Xilinx FPGA. The network is fully configurable, each interconnection being made with pass transistors controlled by the state of a one bit static memory. The bitmap (bitstream file in FPGA terminology) formed by all these one bit memories plus the CLBs look-up table is downloaded into the FPGA before any execution. Changing the design of an FPGA is thus done by downloading a new bitstream file that configures the interconnections between binary functions (CLB look-up table). The reader may refer to [4] for a complete description of FPGA.
The main advantages of Programmable
Hardware for an AI machine are as follows:
1.
.
3.
2.3
Fine grained parallelism respects the time scales between levels in the system.
Reconfiguration adds flexibility and suppresses potential overheads induced by the use of parallelism.
Reconfiguration of programmable hardware is generally simpler than to reprogramme processors network.
Measures of computing power A common unit for computing power is needed to compare the computation realized with and without programmable hardware. For that purpose we use the Bop and Bops previously defined by Vuillemin in [20] .
One Bop circuit is any gate with at most three inputs and one bit of internal state, such as a full adder. From this definition we can define a Bops as one binary operation per second. A Bops is delivered by any Bop circuit operating at 1Hz. Obviously GBops, namely lo9 Bops, is a more useful measure.
Let us now define in Bop the complexity of some arithmetic and logic operations : + One n + n H n + 1 bit addition each nanosecond is worth n GBops. Subtraction, integer comparison and logical operations are bit-wise equivalent to addition.
x One n x m I--) n+m bits multiplication each nanosecond is worth nm GBops. Division, integer shifts and transitive bit permutations are bit-wise equivalent to multiplication; consequently, so is a n m Lookup Table, LUT, or Random Acess Memory, RAM, access.
For example, a 100MHq 32 bit microprocessor that can execute all arithmetic operations in one cycle can deliver a virtual computing power of lo8 x 32 x 32 x 100 GBops. But if the real data are coded in 4 bits the computing power deIivered drops to 1.6 GBops.
In this section, we have presented the programmable Hardware to bridge the gap between flexibility and computing power. This is a nice way to get several configurations of an architecture. Now, let us take advantage of this architecture variability in a multi-level architecture.
A three level architecture
We present in this section an architecture to eEciently manage the information streams and the different tasks at several levels of abstraction, thanks to programmable hardware. This architecture is applied to genomic systems.
Principles of a multi-level architecture
In a multi-level architecture, a level :
* should be stable, autonomous and regular.
has its own language.
* has specific complexity and timing constr aints .
has limited computing resources.
The architecture we propose is composed of the function formed with a Majority And (MajAnd).
Cognitive, Software, and Hardware Levels. They This function returns ONE if the number of its are roughly corresponding to the "Performance", inputs at ONE is over a given threshold. The "Temporary storage" , and "Primitive actions" user chooses some regularities to build queries, levels in the architecture of the mind [16, page that are computed on the DECPeRLe-1 Board. 811. They will be detailed in the following. Each Let us now have a look at the levels of the artask is associated with a level in the three-level chitecture. architecture, according to its computing time, and communicates with the other levels through information streams. When tasks no longer respect the constraints imposed by a level, they are delegated and decomposed to a lower level unwith time and complexity orders of magnitude. 
relevant, and in order to provide more useful information to the user, a new design is generated for the programmable hardware. This design is built with the main core of the "faulty" design with the user query modification. As soon as the bitstream is generated the process of acquisition is started again, but now the new information extracted concerns the method behavior.
Switching from a task acting on user data to a meta task acting on the behavior of the previous task is done at the cost of a reconfiguration. We should like to point out that the programmable hardware can perform efficiently these two tasks.
A previously computed design is loaded onto the board to produce new results compatible with the software level. Since library design loading only requires one second, and since pattern detectors are characterized by their entry number and the associated threshold, it is very rapidly decided whether a library design is relevant or not.
Illustration in genetic domain
Let us now illustrate on a pattern matching system the principles of production of an architecture. The global schema of the biological application is represented in Fig. 3 A set of examples and counter examples, (ie biological sequences chosen by the biologist), is learned by the LEGAL system [15, 14] , as shown in Figure 3 . For each input set, the learning algorithm produces a set of regularities that characterizes it and its associated concept. A regularity is composed of several patterns associated with a decision function, which is a non-linear 
Cognitive Level
This level controls the cognitive tasks of the system. It manages the control of learning, by control of all sets of examples, counter examples, and rules. It also manages the control of decision thresholds used by the learning process. The acquisition of knowledge level is carried out according to a "propose and revise" process, where it is possible to dynamically modify a rule by modifying the decision threshold associated with it, thus limiting the number of sequences corresponding to the rules. Following this, it is also possible to modify the validation rate of the rules. At this point, the operations are restricted to a'propositional calculation extension, so that statements can be evaluated in threshold conjunctive normal form. The objective is to obtain a volume of results compatible with cognitive activity and to engage a deliberation process with the user.
Software Level
This level manages the production of learning rules, which enable the demand for information to be limited with regard to the system controller. It also produces the decision thresholds used at the hardware level, as well as request wiring. During the application, the user chooses, at cognitive level, queries from a set of candidate queries, furnished by the learning system. All the requests should be formulated in a standard way, namely conjunctive normal form, so that choosing a previously computed design is quite easy. The queries are applied on patterns. The patterns are formed by a sub-alphabet vector, (ie an alphabet reduced to authorized letters at the position in the pattern) [ 
3.5
Motif detection : The query may be the detection of a motif. For example, the previously introduced pattern will be expressed in conjunctive normal form as follows :
Looking for biological properties in patterns by using a rule, which is a set of patterns associated with a threshold.
Detecting functional properties as primate splice junction sites by using a set of rules and a threshold [15] Hardware Level
DECPeRLe-1
A DEC workstation running at 40MHz with a Reconfigurable board constitutes the experimental platform. The board contains 23 Xilinx FP-GAS and 4 MBytes of SRAM. 16 FPGAs are connected in a 2D array with local interconnection and memory buses. 7360 (23 x 320: 320 CLBs per FPGA), binary functions, equivalent to 1 bit arithmetic and logic unit (1 Bop), can be evaluated, at each cycle, in the array. Thus at 40MHz the virtual computing power of the board is x 290 GBops. The maximum bandwidth between this array and the memory is 320 MBytes/s with an access time from SRAM to FPGAs of 50 ns. The hardware is connected to a DecStation 5000/240 by a bus Turbochannel at 100 MBytes/s peak and around 20 MBytes/s sustained with the disk.
On this UNIX workstation the design is developed in C++ and translated through Xilinx tools into a bitstream configuration ready to be loaded onto the FPGAs. The bitstream configuration can be considered as an unique nanoinstruction of 1.4 Megabits width that loads itself in less than 50 ms onto the board [19] .
Patterns and Majority And
A Majority And (MajAnd) is a parallel counter with a threshold output. A (n,m) Parallel Counter (PCs) is a n-inputs circuit that produces a m = [log2(n)l bit binary count of the number of its inputs that are ONES. A (n,m) P C would have an n Bop complexity if we used the Dadda decomposition [7] . The threshold function that transforms a (n,m) P C in MajAnd with n inputs is implemented with a m I+ 1 look-up 
Runtime dynamic reprogrammation of rules and Majority threshold
Two kinds of reprogrammation are done here, the use of which depends on the degree of modification requiered by the user control. If the biologist seems to be unsatisfied by his previous results and needs t o try totally new rules (the size and the number of rules may change), then the hardware part needs a full reconfiguration. In this case, the system takes in charge the rules and the Majority And threshold given by the biologist, and generates automatically the design from the Xilinx Netlist File t o the bitstream. In a second case, the user may just want to refine his request (rules + threshold), then, for few modifications, he should not have to wait a long time for the hardware level t o be reprogrammed. As a matter of fact, few modifications in a request should be solved in few milliseconds. Thus, we directly modify the bitstream as recommended in [11] [6] . This kind of reconfiguration increases both the density and the speed of the design. Once the biologist has given his rules and threshold, the system changes the existing bitstream and downloads it in the FPGA. These two kinds of hardware reprogrammation are runnable by naive users since the system takes in charge the entire reprogrammation from a set of user-defined rules.
In this section, we have presented a threelevel architecture, that deals with the cognitive, software and hardware tasks. Let us now have a look at the experimentation on the biological application.
Real World Experimentation
Let us identify now the information streams and evaluate them in a software and hardware implementation.
Informat ion flows
The streams in our biological application are :
The stream between cognitive level and software level provides a query formulation for the software level. In our application, the user delegates the building of a query to a learning machine. The query is composed of a set of rules and a decision function using these rules. In return, the stream from software level to cognitive level presents results to the user, in a lapse of time compatible with his mental process. This stream is an information stream composed on the one hand of cognitive and software levels, and on the other of software and hardware levels. It is used for rule selection by the user at the Cognitive level. These rules are then managed by the software level, to be executed or to be translated into a sequence of instructions or a bitstream for the hardware level.
0 Hardware/Software stream : The software to hardware stream is the characterization of information intended for the hardware task level : data from query wiring and decision threshold fixing. Inversely, the hardware to software stream returns results from the decision mechanism, enabling the learning system to continue with its task.
Formal evaluation using BOPS 4.2.1 Software implementation
At the "Software level", pattern detection is performed as follows :
per cycle (CPI = l), with perfect cache, pattern detection would take 12 cycles. The MajAnd calculation does not add any cycles since it is integrated into pattern detection, and in any case the result of the match needs t o be stored. N M 105nucleotides per second The computing power used for this task is :
x 32 x (12 +log#')) M 1.8GBops 12 x r p p
Hardware implementation
Pattern detectors and MajAnds are implemented spatially rather than temporally since all operations can be pipelined so that they always have a combined time equal to one cycle, at the expense of several latency cycles. An eight nucleotide detector takes 4 CLBs, a CLB being the base unit of programmable circuits, and a n entry MajAnd always takes less than n CLBs.
Hence the scanning time formula :
f o r (; p < nb-of-patterns; pi+) { match = p a t t e r n s [i] sequence-window;
Where TFPGA is the cycle time of the programmable board and ncLB is the number of CLBs available in a circuit or a multi-circuit
MajAnd += match == mask3; 3 card. If the number of CLBs required to implement the detectors and the MajAnd is greater than the total number of available CLBs, the design needs to be divided into two and therefore A connection counts as one operation, but has requires two scanning of the database. In our the value of zero cycles. Given the hypothe-case requests issued by the LEGAL learning prosis that the hardware executes one instruction gram always have less than 800 patterns and 50 This stream consists in compiling the software unit, which takes less than 1 second, and in sending the results to the cognitive level. The step is almost immediate, but still depends on the method used to present results.
Cognitive
Level/Hardware
Once the user has queried the system, the queries must be wired onto the hardware unit. This stream is totally dependent on wiring and routing tool performance. This genetic sequences study (Fig. 4) compares execution on a Von Neumann machine and on our experimental platform. The difference between the standard and the custom reconfiguration is in the time needed to reconfigure in part from a generic design (standard option) or the whole from scratch (custom option). In this case the generation of the design takes around 100 seconds during which time data cannot be treated in the DECPeRLe-1 board.
As a result, execution on the Von Neumann machine is more performant during this time period, the two curves intersecting at lo7 nucleotides. Against this, the DECPeRLe-1 card, which can treat 40 million nucleotides per second, takes less than 90 seconds to treat all the human genome, which would not be possible with a purely software application. The difference in execution time is clearly shown in our model by the levels. The first 100 seconds correspond to a treatment at the Software Level, after which the order of magnitude is no longer respected and the Hardware Level assisted by the programmable hardware takes over. The speed at this level is several orders of magnitude faster, with the result that execution speed is greatly increased. Systems which have both software and hardware thus commence execution at the software level, and then progress t o the hardware level. The human cognitive mechanisms are respected, because the response time is less than 100 seconds in the general case. A purely software execution takes more than 10000 seconds, which does not allow user cognitive activity. In addition to this, execution time is number pattern dependent, which is not the case when using our system (under 800 patterns and 50 Maj And).
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Figure 4: Hardware and software genetic sequence study comparison : The %tandard" curve shows the results for a library-design, and the "custom" is obtained with a computed design.
Conclusion
Experiments using programmable hardware have demonstrated their ability t o respect user interactive time scales when dealing with a data query situation such as knowledge discovery in genetic sequence databases. Programmable . hardware has also shown itself to be flexible, since it can be applied to the control of a task during execution by the addition of a piece of hardware. This control possibility increases the overall cognitive capacity of the system [lo] , and in our view is the key to the stability and autonomy of the different levels in the architecture. To become intelligent systems, the machine should be adapted to the problem. This adaptation may be data-dependent. In this case, programmable hardware proposes interesting solutions. But in a global frame, the reconfigurable architectures are an intermediate step for achieving the best architecture.
The next step for reconfiguration is for learning algorithms to be directly implemented into the hardware, using dynamically reconfigurable FPGAs. This will open the way for improved skill acquisition, and hence significantly contribute to the progress of Intelligent Machines.
